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Abstract. In this paper, we present Clifford+T gates based quantum circuit design of integer division
having n ancillary qubits. The proposed quantum circuit is based on restoring division algorithm. The
proposed quantum circuit of integer division consists of (i) quantum circuitry of conditional addition op-
eration, (ii) quantum circuitry of integer subtraction. To design ancillary and T-count optimized design of
quantum integer division, the optimized quantum circuit design of integer conditional addition operation
and integer subtraction are presented. The proposed quantum integer division circuitry has 50% improve-
ment in terms of ancillary qubits, and 90% improvement in terms of T-count compared to the existing
design of integer quantum division based on quantum fourier transform.
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1 Introduction and Background
Quantum circuits of arithmetic operations are vital in
designing quantum hardware for Shor’s factoring algo-
rithm, solving discrete log problem and quantum crypt-
analysis, securing cryptosystems, and circuit design of
quantum algorithms such as class number and triangle
finding algorithms. Dividers are one of the major com-
putational units in quantum arithmetic. Integer divi-
sion has applications in circuit designs of quantum algo-
rithms, computation of power series, trignometric func-
tions [5, 9, 7].
Quantum computers of many qubits are extremely dif-
ficult to realize; thus, the number of qubits in the quan-
tum circuits need to be minimized. The fabrication con-
straint of realizing quantum circuits with a large number
of qubits has the objective of optimizing the number of
ancilla qubits in a quantum circuits. Designing a scal-
able and reliable quantum computer is needed now as
well as in the future; hence, fault-tolerant quantum cir-
cuits are being explored based on Clifford and T gates.
”Clifford+T” gate family is illustrated in [4, 6].
In the existing literature, there are a handful of integer
divider designs based on reversible gates targeting mostly
reversible computing. Among these designs we found
only [2] is the only one that is suitable for quantum com-
puting, the usefulness of which in quantum computing is
also mentioned in [8]. The quantum integer division in
[2] uses restoring division algorithm and quantum fourier
transform to perform the division operation. However,
the design in [2] is not optimized for ancillary qubits and
T-count. For integer division of size n, where n is the
number of qubits in the operands, the quantum integer
division in [2] requires 2n number of ancillary qubits, and
significant overhead in terms of T-count.
This paper presents Clifford+T gates based quan-
tum circuit design of integer division having n ancillary
qubits, where n is the number of qubits in the operands.
Further, the proposed design has no garbage outputs.
The proposed quantum circuit is based on the restoring
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division algorithm. It employs optimized quantum de-
signs of conditional integer ADD operation, and integer
subtraction. Significant improvement in terms of ancil-
lary qubits and T-count compared to the existing design
in [2] is obtained. Analysis of integer quantum division
in terms of T-count is also presented.
2 Proposed Restoring Division Algo-
rithm for Quantum Circuits
The proposed restoring division algorithm for quan-
tum circuits is shown in Table 1. In Table 1, the inputs
to be given are: (a) (|Q[0:n−1]〉, n qubit register in which
the dividend is loaded ; (b) |D[0:n−1]〉, n qubit register
in which the divisor is loaded; (c) |R[0:n−1]〉, n qubit
remainder register which is initiated to 0 at the start.
Therefore, for initiating |R[0:n−1]〉, we require n number
of ancillary qubits. The algorithm has to go through it-
eration processes. So, from the algorithm, we can see
that at the end of n iterations, we get the quotient at
(|Q[0:n−1]〉 and remainder at |R[0:n−1]〉. The divisor is
retained at the output. The quantum circuits that are
required for developing the hardware implementation of
the proposed restoring division algorithm are (i) Leftshift
operation circuitry, (ii) n qubit quantum subtractor and
(iii)Conditional ADD operation circuitry. We observed
that we can eliminate the LeftShift operation circuitry
by combining |R[0:n−2]〉 and (|Q[n−1]〉 to form an n qubit
register which is actually equal to performing an left shift
operation. By combining the qubits in this way, we do
not have to use a separate left shift operation circuitry.
The block diagrams with a brief explanation of Subtrac-
tor and conditional ADD operation quantum circuits will
be discussed in the Sections 2.1 and 2.2, respectively.
Figure 1: Graphic symbol of quantum subtractor. S rep-
resents the quantum subtraction operation
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Figure 2: Circuit design of N qubits quantum subtractor
based on N qubits quantum ripple carry adder
Figure 3: Graphic symbol of conditional ADD operation
circuitry. CA represents the conditional ADD operation.
Algorithm 1 : Proposed Restoring division algorithm
function Restore (|Qn〉, |Rn〉, |Dn〉)
for i = 0 to n− 1 do
(|Q[1:n−1]〉, |R[0:n−1]〉) = LEFTSHIFT (|Q[0:n−1]〉, |R[0:n−1]〉);
(|R−D[0:n−1]〉 = |R[0:n−1]〉 − |D[0:n−1]〉;
if(|R[0:n−1]〉 > 0) then
|Q[0]〉 = 1
|R[0:n−1]〉 = |R−D[0:n−1]〉;
else
|Q[0]〉 = 0;
|R[0:n−1]〉 = |R−D[0:n−1]〉+ |D[0:n−1]〉;
end if ;
end for;
//repeat for n iterations//
return R;
end function
Table 1: Proposed Restoring division algorithm for quan-
tum circuits
2.1 Design of N Qubits Quantum Subtractor
Module
Fig.?? shows the symbol and brief working of the quan-
tum subtractor circuitry. The subtractor circuitry takes
two n qubit inputs a[0:n−1] and b[0:n−1]. The input a is
regenerated at the output. The n-qubit output s[0:n−1]
has the result of the subtraction of b and a, i.e., b − a.
Fig.2 shows the circuit design of N qubit subtractor based
on N qubit quantum ripple carry adder. As shown in
Fig.2, a quantum ripple carry adder is required to de-
velop a quantum subtractor circuitry. Several examples
of quantum ripple carry adder are proposed in the exist-
ing literature.[10] [11] [3] [12]. We compared these quan-
tum ripple carry adder circuitries in terms of T-count and
ancillary qubits. The comparison results have shown that
the quantum ripple carry adder architecture proposed in
[3] is superior to the other quantum ripple carry adder cir-
cuitries. Hence we used this quantum ripple carry adder
for developing the quantum subtractor circuitry. The ap-
proach that is followed for developing the quantum sub-
tractor circuitry is b − a = (b¯+ a). Both the inputs are
passed through the quantum ripple carry adder. The in-
put qubits b[0:n−1] are complemented at the start and at
the end. The qubits a[0:n−1] are just passed through the
quantum ripple carry adder.
2.2 Design of N qubit Quantum Conditional Ad-
dition operation Module
Fig.3 shows the graphic symbol of the quantum condi-
tional ADD operation circuit. The quantum controlled
ADD operation circuitry operates as: (i) when the in-
put labeled ctrl is high (refer Fig.3), the circuit output is
|P 〉 = |B +A〉, (ii) when the ctrl input is low, the circuit
output is |P 〉 = |B〉.
The complete working circuit of quantum conditional
ADD operation circuitry is shown in Fig.4 for 4 qubit
operands. The quantum conditional ADD circuit uses a
modified version of the ripple carry adder proposed in [3].
We were able to remove the qubit that performs the carry
out for the adder in [3] as we do not need carry out in the
computation circuit of quantum conditional ADD. The
addition architecture in [3] uses Peres gates to perform
the addition. The Peres gate can be decomposed into a
Feynman and a Toffoli gate. By replacing the Feynman
gates with 3 input Toffoli gates, we are able to use the
control line (ctrl) to perform addition or no operation.
Although, Fig.4 is just shown for 4 qubit operands, it
can easily be extended to any operands sizes.
Figure 4: Circuit design of quantum conditional ADD
operation circuit
3 Proposed Design for Quantum Restor-
ing Integer Division circuitry
Fig.5 shows the proposed quantum circuit of restor-
ing division for 1 iteration. We now elaborate on how
information moves through the circuit.
Figure 5: Quantum restoring integer divider circuitry de-
sign for a single iteration
Figure 6: Quantum restoring integer divider circuitry de-
sign(for n iterations)
Step 1. The |D[0:n−1]〉 holds the divisor, |R[0:n−1]〉 ini-
tialised to zero, and |Q[0:n−1]〉 holds the dividend.
Step 2. We consider, |Q[n−1]〉 and |R[0:n−2]〉, as one
combined register. This allows us to not use a left shifting
circuit thereby saving quantum resources.
Step 3. The combined register mentioned above in
Step 2, and |D[0:n−1]〉 are given as inputs to the quan-
tum subtractor circuitry. Register |D[0:n−1]〉 emerges un-
changed. The combined register now holds the result of
subtraction of R and D registers. Let us call this result
as |R−D[0:n−1]〉.
Step 4. Qubits |R−D[n−1]〉 and |R[n−1]〉 are supplied
to a CNOT gate. |R − D[n−1]〉 is the control qubit and
the |R[n−1]〉 is the target qubit. The target now holds
the value of |R−D[n−1]〉 because |R[n−1]〉 is always zero
throughout the computation.
Step 5. The |R[n−1]〉 computed in Step 4 now be-
comes the control qubit to the conditional ADD circuit.
|R −D[0:n−1]〉 and |D[0:n−1]〉 are the two n qubit inputs
to the conditional ADD operation circuit. The outputs
of conditional ADD operation are collected. |R[n−1]〉 is
complemented.
Step 6. All the above operations constitute the first
iteration. From the Algorithm in Table 1, we can see
that the whole circuit is iterated n times. Hence, the
circuit in Fig. 5 is also iterated n times. This is done by
using the outputs of first iteration will be used as inputs
for the next iteration.
Step 7. This process continues for n iterations. In Fig.
6, I1 represents the first iteration. I2 represents second
iteration and In represents nth iteration. The steps 1
through 6 have to go through each iteration till it reaches
n iterations. This process continues for n iterations.
Step 8. At the end of n iterations, we have Quotient
in |Q[0:n−1]〉, remainder in |R[0:n−1]〉 and the divisor is
retained. The dividend is not stored in our implementa-
tion.
The resources used in the design of the proposed quan-
tum restoring integer division circuitry is presented in
Table 2. As shown in Table 2, the proposed design will
require n ancillary qubits during initialization of remain-
der register. The T-count required by the design is given
by summing the cost of subtractor and conditional ADD
operation quantum circuitry at each stage. T-count of
the proposed quantum restoring integer division circuitry
is 35n2 − 28n.
4 Comparison and Conclusion
We compared our proposed quantum restoring divider
circuitry with the existing design in [2]. We compare the
ancillaries and T-count. The quantum division circuit in
[2] uses controlled phase shift gates. It is known that
realising controlled phase gates other than the controlled
T and phase gates with Clifford+T gates cannot be done
exactly [1]. To calculate the T-counts for [2] we use T-
counts from approximate phase gate implementations re-
ported in [1]. The implementations with the poorest ac-
curacy were used. This is because the T-count increases
significantly as a function of accuracy. Comparison of re-
source estimation between proposed quantum circuitry
of integer division and the existing quantum circuitry
of integer division in [2] is shown in Table 3. T-count
of the existing quantum circuitry of integer division in
[2] is calculated for 3, 4 and 5 qubits and extrapolated
for n qubits. The proposed quantum circuitry of inte-
ger division has an improvement ratio of 50% in terms of
ancillary qubits, and 91% in terms of T-count.
We presented the general behavioral model of restoring
division algorithm for quantum circuits. A resource effi-
cient design of the quantum circuitry of integer division
is presented by optimizing the quantum circuits mod-
ules required by the design, and knitting them together
efficiently. It is observed that non-restoring division al-
gorithm can be an attractive choice to design quantum
integer division circuit when minimizing the number of
qubits is of primary concern. The proposed designs can
be integrated in a larger data path subsystem designs
to provide resource efficient implementation of quantum
algorithms.
Table 2: Resource count of proposed division circuitry
Designs Ancillaries T-count
n Subtractor 0 n ∗ (14n− 14)
n conditional ADDER 0 n ∗ (21n− 14)
Initial Ancilla qubits n 0
Total cost n 35n2 − 28n
Table 3: Comparison of resource count between proposed
and existing division circuitries
Designs Ancillaries T-count
existing design [2] 2n ≈ 400n2
proposed design n 35n2 − 28n
Improvement ratio 50% ≈ 91%
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